INTRODUCTION
GaAs epitaxy on Si substrates is one of the attractive topics in the GaAs material and device field. The possibilities of wafer size scale-up for the GaAs integrated circuit (IC) processing and monolithic GaAs and Si device integration are two major driving forces for this work. During the last few years many GaAs or AlGaAs discrete devices have been demonstrated using GaAs on Si layers [I-41. Also LED-CMOS monolithic integration [5] and large scale integrated (LSI) GaAs circuit fabrication [6] have been achieved. These results are encouraging for the promotion of GaAs on Si wafer engineering. However, the crystal quality of GaAs on Si is still inferior to that of bulk or homoepitaxial GaAs. The large lattice mismatch and different thermal expansion properties between GaAs and Si cause a large number of defects and substantial residual film stress in the GaAs epilayer. Surface morphology degradation is also a problem. This paper reviews efforts for improving the GaAs on Si layer quality and fabricating LSI-level circuits in these layers. Growth initiation, defect reduction, and digital IC fabrication in GaAs on Si wafers are included in the scope of this paper.
GROWTH INITIATION
Most of the work on GaAs epitaxy on Si has used either molecular beam epitaxy (MBE) or organometallic chemical vapor deposition (OKCVD) techniques. For both cases, growth initiation is the most important process determining the properties of the GaAs/Si heterojunction. The growth initiation includes substrate cleaning, nucleation, and initial
Article published online by EDP Sciences and available at http://dx.doi.org/10.1051/jphyscol:19875129 layer growth. After this step normal homoepitaxial growth procedures can be used, although defect filtering layers, such as superlattice layers, are occasionally inserted before the normal growth. The substrate cleaning procedure starts with a conventional chemical cleaning and subsequent oxide removal in HF. For MBE growth, oxidation of the Si wafer surface (1-2 nm) in a hot nitric acid solution, loading into the MBE chamber, and oxide removal by an in-situ high temperature heating over 1000 C under the ultra high vacuum environment are done. For OMCVD growth, and sometimes for MBE growth, the thin oxide growth step is usually skipped and the substrate is heated at a relatively lower temperature below 1000 C under an arsine flow or arsenic flux.
After the substrate cleaning, the nucleation procedure usually consists of a low temperature (350-450 C) growth at a relatively slow growth rate (0.01-0.4 um/hr) . The growth rate of OMCVD is typically slower than that of MBE due to the low cracking efficiency of arsine at such low temperatures. The low temperature growth initiation is the key to enable the quasi-two dimensional nucleation of GaAs on Si. Transmission electron microscopy (TEM) revealed that the nucleation starts with island growth and is followed by coalescence. The GaAs film thickness required to achieve coverage of the entire surface is strongly temperature dependent [7] .
DEFECTS IN GaAs ON Si
Although single crystal GaAs can be grown on Si using the growth initiation procedures described in the previous section, the as-grown GaAs/Si interface is severely deformed by a large number of defects. TEM studies identified the defects as misfit dislocations, threading dislocations, and stacking faults (for example, see Figure 1 ). The misfit dislocations form at the GaAs/Si interface to accomodate the lattice mismatch. Some portion of these misfit dislocations move, perhaps by a glide mechanism, into the GaAs epilayer and transform into threading dislocations, which are the primary concern in device applications. Since the misfit dislocation density is in the range of 1012/cm2, even a very small fraction of them can result in a very high threading dislocation I density. Stacking faults also form at the interface and propagate along (111) planes. The density of stacking faults is also in the very high range of 108-109/cm2.
The dynamics of these defects and crystal deformation are certainly determined by the thermodynamics of the particular epitaxial process as well as the Si surface condition. Among many factors which can influence the Figure 1 . TEM cross section epitaxy, the substrate orientation, of MBE GaAs on Si the substrate cleaning procedure, and the growth temperature appear to be key parameters for defect control. The next section summarizes the effects of these parameters on the properties of GaAs on Si layers and defect reduction processes.
DEFECT REDUCTION PROCESSES

Effect of Substrate Orientation
In the early days of GaAs on Si research, the formation of antiphase domains (APDs) was a significant problem related to the Si surface condition, since the polar GaAs crystal can grow with two different orientations on nonpolar Si with randomly configured surface steps [8] . Fortunately, the APD problem was resolved by using slightly misoriented Si substrates [9] . Although the role of substrate misorientation is not fully understood, it is believed that on the misoriented Si surface preferentially oriented doubIe-atom steps are formed after the in-situ high temperature heat treatment.
To identify the overall effect of substrate orientation on the as-grown GaAs layer properties, growth on singular (100) and (111) and vicinal (100) Si substrates has been investigated [10, 11] . The results showed that the best quality GaAs can be obtained on (100) Si with a tilt of 2-4 degrees toward a nearest <Ill> direction. The bulk GaAs comparable mobility was achieved for the GaAs layer grown on the 3-degree misoriented (100) Si substrate. The (111) oriented Si appears to give better morphology than the singular (loo) Si, but inferior to misoriented (100) Si in terms of morphology. These results indicate that the atomic arrangement on the misoriented (100) Si surface is different from that on the singular (100) Si surface. It is speculated that preferentially oriented surface steps on the misoriented substrate suppress not only APDs but also formation of threading dislocations [ 11, 12 ] .
Substrate temperature control
The influence of the growth initiation temperature on the final (active) GaAs layer quality has been investigated for MBE growth [lo] . Double crystal x-ray rocking curves recorded from these layers showed that the full width at half maximum (FWHM) is strongly dependent on the active layer growth temperatures; a higher temperature growth yielded a narrower linewidth and higher intensity. Photoluminescence data (not shown) were also consistent with the x-ray diffraction data, showing a narrower and stronger luminescence peak for the higher temperature grown wafers. These data indicate that the high temperature grown GaAs on Si wafers are superior in terms of crystal quality to the low temperature grown wafers. It is concluded from these results that the GaAs on Si grown at a higher temperature (500-600 C) has poorer morphology, but is better in terms of crystallinity than that grown at a lower temeprature below 500 C. The morphology degradation observed in the layers grown at normal GaAs growth temperatures remains a significant problem for the MBE growth of GaAs on Si.
Thermally strained layer (TSL)
The use of TSL has been 2.0 suggested to ease this problem. In t h i s t e c h n i q u e t h e g r o w t h temperature is cycled between a low and a high temperature[l3]. Figure 4 
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shows the schematic of the growth temperature control for this technique. Since both low and high temperatures are alternating within methods. The GaAs on Si wafer grown with the TSL has relatively good crystallinity which is comparable to Figure 4 . Growth schematic the high temperature grown layer, for TSL. and also a soomth morphology comparable to that of layers grown at low temperature. This result indicates that the TSL layer is an effective technique for the growth of reasonable quality GaAs on Si.
Thermal annealing.
Using misoriented substrates and optimized growth procedures, the defect density appears to be reduced to -108/cm2. However, for practical device applications, the defect density should be reduced even further. Several growth techniques for further defect reduction have been developed using 'superlattice layers [11, 14, 15] Figure 5 shows a an annealed GaAs. on Si wafer. This particular specimen was obtained from a 3.5 um thick GaAs on Si wafer grown by MBE which was annealed at 850 C for 15 minutes after the growth. This micrograph shows the G~A~ material to be free of stacking faults and the threading dislocation density is greatly reduced to the level of 107/cm2 at the top of the epilayer. Defect reduction by thermal annealing has been commonly Figure 5 . TEM cross section of observed in both MBE and OMCVD grown GaAs on Si annealed GaAs on Si layers.
at 850 C for 15 min.
STRESS
The GaAs and Si have different thermal properties. Specifically, GaAs has a 2.6 times larger thermal expansion coefficient than Si. This large difference places the GaAs on Si layer under a substantial amount of residual stress during wafer heating or cooling cycles. Since the GaAs has the larger thermal expansion coefficient, it will expand or contract faster than the Si. If misfit dislocations relieve all the stress at the GaAs/Si interface during epitaxy, the GaAs film will be under tension in the direction parallel to the interface (or compression in the growth direction). The residual stress estimated b 3 both photoluminescence and curvature mesurements is -109 dyne/cm [18, 19] . It appears to be independent of the film thickness for values greater than 1 um, but does vary for different thermal processes [19] .
The residual stress causes several mechanical problems in GaAs on Si wafers such as wafer warpage and epilayer cracking. The wafer warpage has been of concern for fine-line lithography. However, it appears that this aspect of the warpage is not a serious problem. For a 3 u r n thick GaAs layer grown on a 600 um thick 2" Si substrate, the resulting warpage of less than 15 um is acceptable for submicron lithography [6] . The film cracking may be a serious problem, particulary for structures requiring thick layers, such as the laser diodes. For optoelectronic devices, the stress-related problem may be even more serious due to defect migration effects.
As the material quality has improved, a number of devices have been fabricated using GaAs on Si materials. Among them the demonstration of a CMOS-LED IC [5] is particularly important for optical interconnection applications, which may solve the 1/0 problems associated with Si VLSI chip-to-chip communications. In a different application, the demonstration of functional 1 Kbit static RAMS (SRAMs) has been highly regarded in the GaAs IC area [6] . In this case the advantage of GaAs on Si materials is, the availability of large diameter Si wafers. Figure 6 shows a chip micrograph of the 1 K SRAM which consists of over 7500 transistors fabricated using a fully ion implanted E/D MESFET process. The GaAs on Si wafer was prepared by MBE on an arsenic doped 2-inch diameter (100) Si substrate. The GaAs layer thickness was 4 urn. Figure 7 demonstrates the functionality of this SRAM. complexity of this circuit and the difficulty in yielding such. a LSI circuit even in bulk GaAs wafers. Further Figure 7 . Operation waveforms of process optimization, as well 1 K SRAM in Figure 6 . as material improvement, may improve the yield.
Following the MESFET IC fabrication, AlGaAs/GaAs heterojunction bipolar transistors (HBTs) , which are minority carrier devices, have been successfully integrated in GaAs on Si wafers [20] . The single HBT device structure is illustrated in Figure 8 . The MBE grown structure consists of a 3 um thick 2xl018/cm3 n+ GaAs buffer layer; 1 um thick 2xl018/cm3 n+ AlxGal-xAs (x=O. 25) ; 0.2 um thick undoped GaAs; and 0.3 um thick 5xl017/cm3 n+ GaAs at the top. After the MBE growth, ion implantation of Be into the undoped layer formed the lx1018/cm3 p-type base region. This wafer was annealed at 850 C for 5 minutes for implantation activation. 
CONCLUSION
The GaAs on Si material quality has improved rapidly with the aid of fundamental material science research while the technology has been proven by initial successes in device fabrication. However, the properties of the GaAs/Si heterojunction have not been fully investigated. Although several LSI-level. circuits were successfully fabricated using GaAs on Si wafers, the GaAs on Si device technology is not yet viable for manufacturing. To meet the stringent requirements for LSI or VLSI processing, the GaAs on Si material quality needs to be further improved. Reduction of both defect density and film stress can make GaAs on Si a practical technology. Also new device designs and appropriate process development can promote this new material system as a future semiconductor device technology. To achieve this goal further research in defect dynamics and defectstress interaction is required.
